zlacker

[return to "Toward a Reasonably Secure Laptop"]
1. x86ins+hc[view] [source] 2017-07-11 13:33:12
>>doener+(OP)
There are things we can do to help get us out of this Intel ME rut.

* Let AMD know that open-sourcing/disabling PSP is important to you [1].

* Contribute to RISC-V. You can buy a RISC-V SoC today [2]. Does your favorite compiler have a RISC-V backend?

[1] https://www.reddit.com/r/linux/comments/5xvn4i/update_corebo... [2] https://www.sifive.com/products/hifive1/

◧◩
2. sigjui+ds1[view] [source] 2017-07-11 23:08:19
>>x86ins+hc
How does contributing to RISC-V help? Makers of RISC-V SoCs are free to add their own Intel ME equivalents.
◧◩◪
3. gcb0+Sk4[view] [source] 2017-07-13 09:27:57
>>sigjui+ds1
and it will probably be done before PCIe :(
[go to top]